In this paper, the design process of a portable railway frequency shift signal detection system is introduced in detail. With the parallelism of FPGA, the multitask can be carried out simultaneously. Two channels are designed to detect the two signals simultaneously. With the help of gear switching circuit, the measurement range and measurement accuracy of the system are greatly improved. Secondly, the FIR filter bank is designed based on FPGA, the signal is filtered and analyzed, the amplitude and frequency of the signal are detected, and the detection result is displayed in real time by using LCD.
INTRODUCTION
This paper introduces a new scheme of frequency-shift signal detection system based on FPGA as the core processor. The system has the advantages of high integration, simple circuit, convenient interface, high computing speed, high accuracy and good real-time performance.
The system as a whole can be divided into the signal pick-up preprocessing part, the digital signal processing part and the result display part.
The signal preprocessing part of the input analog signal conditioning, the signal voltage to meet the A/D converter input range requirements; digital signal processing part of the entire system is the core, the main frequency of the signal to ________________________ complete the frequency, frequency and other parameters of the measurement tasks , the display part of the measurement results displayed on the LCD.
The entire frequency shift signal detection system block diagram is shown in Figure 1 . This system takes FPGA as the core processing chip, the peripheral signal processing circuit mainly has the signal pretreatment circuit, the A/D conversion circuit, the gear gain control circuit, the USB data communication circuit, as well as the LCD display drive circuit and so on. FPGA is mainly responsible for the demodulation of frequency shift signal, voltage and frequency measurement and display tasks.
RANGE SWITCH AND GAIN CONTROL
Railway frequency shift signal range from tens of mV to several hundred V range, span larger, in order to make the signal to meet the A / D sampling chip sampling range, AQW214 optocoupler relay and PGA103 gear gain control circuit to carry out gear shift and gain control. The specific circuit is shown in Figure 2 .
The PGA103 is a general-purpose, programmable op amp that allows the FPGA to set the PGA103's magnification to 1, 10, or 100 by controlling both A0 and A1 inputs. The FPGA control PGA103, making the system gain magnification controllable, after the amplified signal into the A / D to do A / D conversion. 
AD CONVERSION CIRCUIT
The system uses TI's successive approximation serial 16-bit micro-power highspeed A / D converter ADS8320. The maximum sampling frequency can reach 100kHz.
This system adopts 3.3V to ADS8320 power supply, ADS8320 maximum input voltage range is 0-Vcc, the input signal can be input single ended or differential input in two ways, the system adopts the single end input mode, the -IN ground, reference voltage by Vcc, the frequency shift signal has a negative voltage to the signal accurately, need the voltage lifting circuit specifically, system uses the addition circuit lifting signal voltage, the voltage is Vcc/2. The schematic diagram of the voltage rise circuit of the A/D converter circuit is shown in Figure 3 . 
FPGA CIRCUIT DESIGN
After the A / D conversion, the frequency-shifted signal is serially input to the FPGA, and the FPGA performs filtering analysis, calculation and processing, and displays the real-time data on the LCD screen. The whole FPGA belongs to the digital signal circuit part. In order to reduce the mutual interference between the front-end analog signal and the digital circuit, the system separates the analog circuit and the digital circuit to make the board and transmits the data and the control signal through the cable.
SYSTEM SOFTWARE DESIGN
The system FPGA is mainly responsible for the signal data filtering, data computing, display and other tasks, the entire system software block diagram is shown in Figure 4 . As shown above, FPGA control ADS8320 for A/D conversion of the signal, the signal data after A/D conversion into FPGA filtering analysis, analytical results show that in LCD, but also can be saved to the memory; at the same time FPGA according to the control signal gain test results, in order to meet the signal input range of A/D; in addition, the independent type although the keyboard connected to the FPGA pin, but FPGA is a key to determine the role of the judgment result is sent to the microcontroller, microcontroller according to the key instructions to control the whole system.
FPGA PROGRAM DESIGN
This system uses the Cyclone series FPGA EP3C40F484C8 of ALTERA company to design. The main task of FPGA including the A/D sampling, FIR digital filter and data processing and display, the program design is mainly done in the Quartus II environment, the system module structure diagram as shown in figure 5. 
A/D Sampling Design
The A/D sampling chip used in this system is a 16 bit serial high speed A/D converter ADS8320.
According to the above timing, the system uses VHDL hardware description language to design A/D control module. Some of the procedures are as follows:
ARCHITECTURE 
Fir Filter Design
The main function of this system is to analyze the railway frequency shift signal, measuring the center frequency and the frequency shift signal, frequency offset value and the effective value of voltage signal. In this system, the time domain analysis method is used to process the frequency shift signals by FIR filtering, and different filter banks are designed to filter the signals with different frequencies. After the signal is filtered, the frequency and the effective value of the voltage are measured.
The FIR filter is realized by hardware FPGA, and the FIR filter is designed by using FIR Compiler in Quartus. Using FIR filter IP core design, has the advantages of less resources, short cycle, stable performance.
Due to the complexity of the frequency-shifted signal, to fully analyze it, multiple filter banks are needed to perform multiple filter processing. Using the filtered signal data for further analysis, the frequency offset value of the frequencyshifted signal low frequency value and RMS voltage are obtained. Specific design is as follows:
Open the Quartus II DSP Builder Toolbox, find the FIR Compiler design tool, and set the filter parameters. Taking the center frequency value and voltage value of 1700Hz as the example, a band pass filter with passb and of 1600Hz-1800Hz is designed. The window function type is blakman type and the order of filter is 500 steps. From the design window can see the frequency response of the design filter.
Voltage RMS Calculation Module
After the FIR filter frequency shift signal, enter the voltage measurement module for frequency measurement and voltage effective value reading, discrete signal voltage effective value measurement formula is , n is the sampling point in unit time, f (i) is sampling signal instantaneous value.
FPGA program design of complex tasks, in addition to several main modules described above, there is a frequency measuring module, FPGA and MCU communication module, key detection module.
